Part Number Hot Search : 
048201 P6KE47CA MC340 TN5125 0213630 28221 HD151011 MAX9321B
Product Description
Full Text Search
 

To Download ACPL-P480-500E Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  acpl-p480 and acpl-w480 high cmr intelligent power module and gate drive interface optocoupler data sheet features ? performance specifed for common ipm applications over industrial temperature range. ? short maximum propagation delays ? minimized pulse width distortion (pwd) ? very high common mode rejection (cmr) ? hysteresis ? totem pole output (no pull-up resistor required) ? available in stretched so-6 package. ? safety approval: ul recognized with 3750 v rms for 1 minute (5000 vrms for 1 minute for all acpl-w480 devices and option 020 device for acpl-p480) per ul1577. csa approved. iec/en/din en 60747-5-5 approved: v iorm = 891 v peak for acpl-p480, and v iorm = 1140 v peak for acpl-w480. specifcations ? wide operating temperature range: C40c to 100c. ? maximum propagation delay t phl / t plh = 350 ns ? maximum pulse width distortion (pwd) = 250 ns. ? propagation delay diference: min. C100 ns, max. 250 ns ? wide operating v cc range: 4.5 to 20 volts ? 20 kv/s minimum common mode rejection (cmr) at v cm = 1000 v. applications ? ipm interface isolation ? isolated igbt/mosfet gate drive ? ac and brushless dc motor drives ? industrial inverters ? general digital isolation note: a 0.1 f bypass capacitor must be connected between pins 4 and 6. truth table (positive logic) led vo on high off low description the acpl-p480 and acpl-w480 fast speed optocou - plers contain a gaasp led and photo detector with built-in schmitt trigger to provide logic-compatible waveforms, eliminating the need for additional wave shaping. the totem pole output eliminates the need for a pull up resistor and allows for direct drive intelligent power module or gate drive. minimized propagation delay diference between devices make these optocou - plers excellent solutions for improving inverter efciency through reduced switching dead time. functional diagrams acpl-p480 caution: it is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by esd. gr ou nd v cc 6 1 5 2 4 3 ano de n.c. ca th od e v o shi el d 6 5 4 lead (pb) free rohs 6 fully compliant rohs 6 fully compliant options available; -xxxe denotes a lead-free product gr ou nd v cc 6 1 5 2 4 3 ano de n.c. ca th od e v o shi el d 6 5 4 acpl-w480
2 ordering information acpl-p480 is ul recognized with 3750 vrms for 1 minute and acpl-w480 is ul recognized with 5000 vrms for 1 minute per ul1577. both are approved under csa component accep tance notice #5, file ca 88324. part number option package surface mount tape & reel ul 1577 5000vrms / 1 minute rating iec/en/din en 60747-5-5 quantity rohs compliant acpl-p480 -000e 7mm stretched so-6 x 100 per tube -500e x x 1000 per reel -020e x x 100 per reel -520e x x x 1000 per reel -060e x x 100 per tube -560e x x x 1000 per reel acpl-w480 -000e 8mm stretched so-6 x x 100 per tube -500e x x x 1000 per reel -060e x x x 100 per tube -560e x x x x 1000 per reel to order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry. example 1: acpl-p480-560e to order product of stretched so-6 package in tape and reel packaging with iec/en/din en 60747-5-5 safety approval in rohs compliant. example 2: acpl-p480-000e to order product of stretched so-6 package in tube packaging and rohs compliant. option datasheets are available. contact your avago sales representative or authorized distributor for information.
3 package outline drawings acpl-p480 stretched so-6 package, 7 mm clearance acpl-w480 stretched so-6 package, 8 mm clearance 1.590 0.127 0.063 0.005 6.81 0.268 7 7 0.45 0.018 9.7 0.250 0.382 0.010 7.62 0.300 0.20 0.10 0.008 0.004 1 0.250 0.040 0.010 0.254 0.050 0.010 0.002 45 5 nom. 0.381 0.127 0.015 0.005 1.27 bsg 0.050 4.580 0 + 0.254 0.180 - 0.000 + 0.010 7 7 3.180 0.127 0.125 0.005 10.7 0.421 2.16 0.085 0.76 0.030 1.27 0.050 floating lead protusions max. 0.25 [0.01] dimensions in millimeters [ inches ] lead coplanarity= 0.1mm [0.004 inches ] 1.270 0.050 11.500 0.25 0.453 0.010 6.807 - 0.000 + 0.127 0.268 - 0.000 + 0.005 1.590 0.127 0.063 0.005 0.20 0.10 0.008 0.004 [0.0295 0.010] 0.750 0.250 45 0.45 0.018 0.254 0.050 0.010 0.002 [0.300] 7.62 7 35 nom. 7 4.580 0 + 0.254 0.180 - 0.000 + 0.010 0.381 0.127 0.015 0.005 1.27 bsg 0.050 1 2 3 4 5 6 3.180 0.127 0.125 0.005 12.650 0.498 0.760 0.030 1.905 0.075 floating lead protusion max. 0.25[0.01] dimensions in millimeters [inches] lead coplanarity=0.1 mm [0.004 inches] 7 7
4 table 1. iec/en/din en 60747-5-5 insulation characteristics* (option 060) description symbol characteristic unit acpl-p480 acpl-w480 installation classifcation per din vde 0110/39, table 1 for rated mains voltage 300 vrms for rated mains voltage 450 vrms for rated mains voltage 600 vrms i - iv i - iii i - iii i - iv i - iv i - iv climatic classifcation 55/100/21 pollution degree (din vde 0110/39) 2 maximum working insulation voltage v iorm 891 1140 vpeak input to output test voltage, method b* v iorm x 1.875 = v pr , 100% production test with tm = 1 sec, partial discharge < 5 pc v pr 1670 2137 vpeak input to output test voltage, method a* v iorm x 1.6 = v pr , type and sample test with tm = 10 sec, partial discharge < 5 pc v pr 1426 1824 vpeak highest allowable overvoltage (transient overvoltage tini = 60 sec) v iotm 6000 8000 vpeak safety-limiting values - maximum values allowed in the event of a failure. case temperature input current output power t s i s,input p s,output 175 230 600 c ma mw insulation pesistance at ts, vio = 500 v rs >10 9 w * refer to the optocoupler section of the isolation and control components designers catalog, under product safety regulations section, (iec/en/ din en 60747-5-5) for a detailed description of method a and method b partial discharge test profles. regulatory information the acpl-p480 and acpl-w480 are approved by the following organizations: iec/en/din en 60747-5-5 (option 60 only) approval under: iec 60747-5-5 : 2007 en 60747-5-5 : 2011 din en 60747-5-5 (vde 0884-5) : 2011-11 csa approval under csa component acceptance notice #5, file ca 88324. ul acpl-p480: approval under ul 1577, component recog - nition program up to v iso = 3750 v rms . file e55361. acpl-w480 and acpl-p480 (option 020): approval under ul 1577, component recognition program up to v iso = 5000 v rms . file e55361. solder refow profle recommended refow condition as per jedec standard, j-std-020 (latest revision). non-halide flux should be used.
5 table 2. insulation and safety related specifcations parameter symbol acpl-p480 acpl-w480 units conditions minimum external air gap (external clearance) l(101) 7.0 8.0 mm measured from input terminals to output terminals shortest distance through air. minimum external tracking (external creepage) l(102) 8.0 8.0 mm measured from input terminals to output terminals shortest distance path along body. minimum internal plastic gap (internal clearance) 0.08 mm through insulation distance conductor to conductor, usually the straight line distance thickness between the emitter and detector. minimum internal tracking (internal creepage) na mm measured from input terminals to output tereminals, along internal cavity. tracking resistance (comparative tracking index) cti >175 v din iec 112/vde 0303 part 1 isolation group iiia material group (din vde 0110, 1/89, table 1) table 3. absolute maximum ratings parameter symbol min. max. units note storage temperature t s -55 125 c operating temperature t a -40 100 c average input current i f(avg) 10 ma peak transient input current (<1 s pulse width, 300 pps) (<200 s pulse width, < 1% duty cycle) i f(tran) 1.0 40 a ma reverse input voltage v r 5 v average output current i o 25 ma supply voltage v cc 0 25 output voltage v o -0.5 25 total package power dissipation p t 210 mw 1 table 4. recommended operating conditions parameter symbol min. max. units note power supply voltage v cc 4.5 20 v forward input current (on) i f(on) 6 10 ma forward input voltage (off) v f(off) - 0.8 v operating temperature t a -40 100 c notes: 1. derate total package power dissipation, p t , linearly above 70c free-air temperature at a rate of 4.5 mw/c.
6 table 5. electrical specifcations over recommended operating conditions t a = -40 c to 100 c, v cc = +4.5 v to 20 v, i f(on) = 6 ma to 10 ma, v f(off) = 0 v to 0.8 v, unless otherwise specifed. all typicals at t a = 25 c. parameter symbol min. typ. max. units test conditions fig. note logic low output voltage v ol 0.5 v i ol = 6.4 ma 1, 3, 9, 10 logic high output voltage acpl-p480 acpl-w480 v oh 2.4 2.7 2.7 v cc - 1.1 v i oh = -2.6 ma i oh = -0.4 ma i oh = -1.6 ma 2, 3, 7, 9, 10 threshold input current low to high i flh 2.2 5.5 ma output leakage current (v o = v cc +0.5v) i ohh 100 a v cc = 5 v, i f = 10ma 500 a v cc = 20 v, i f = 10ma logic low supply current i ccl 1.9 3.0 ma v cc = 5.5 v, v f = 0 v, i o = open 2.0 3.0 ma v cc = 20 v, v f = 0 v, i o = open logic high supply current i cch 1.5 2.5 ma v cc = 5.5 v, i f = 10 ma, i o = open 1.6 2.5 ma v cc = 20 v, if = 10 ma i o = open logic low short circuit output current i osl 25 ma v o = v cc = 5.5 v, v f =0v 1 50 ma v o = v cc = 20 v, v f =0v logic high short circuit output current i osh -25 ma v cc = 5.5 v, i f =6ma, v o =gnd 1 -50 ma v cc = 20 v, i f =6ma, v o =gnd input forward voltage v f 1.5 1.7 v t a = 25?c, i f =6ma 4 1.85 v i f =6ma input reverse breakdown voltage bv r 5 v i r = 10 a input diode temperature coefcient d v f / d t a 1.7 mv/c i f = 6 ma input capacitance c in 60 pf f = 1 mhz, v f = 0 v 2 notes: 1. duration of output short circuit time should not exceed 10 ms. 2. input capacitance is measured between pin 1 and pin 3.
7 table 6. switching specifcations over recommended operating conditions t a = -40 c to 100 c, v cc = +4.5 v to 20 v, i f(on) = 6 ma to 10 ma, v f(off) = 0 v to 0.8 v, unless otherwise specifed. all typicals at t a = 25 c. parameter symbol min. typ. max. units test conditions fig. note propagation delay time to logic low output level t phl 150 350 ns with peaking capacitor 5, 6 1 propagation delay time to logic high output level t plh 110 350 ns with peaking capacitor 5, 6 1 pulse width distortion |t phl - t plh | = pwd 250 ns 2 propagation delay diference between any 2 parts pdd -100 250 ns 3 output rise time (10-90%) t r 16 ns 5, 8 output fall time (90-10%) t f 20 ns 5, 8 logic high common mode transient immunity |cm h | 20 kv/s |v cm | = 1000 v, i f = 6.0 ma, v cc = 5 v, t a = 25?c 11 4 logic low common mode transient immunity |cm l | 20 kv/s |v cm | = 1000 v, v f = 0 v, v cc = 5 v, t a = 25?c 11 4 table 7. package characteristics parameter symbol min. typ. max. units test conditions fig. note input-output momentary withstand voltage* v iso 3750** v rms rh < 50%, t = 1 min. t a = 25c 5, 6 5000*** input-output resistance r i-o 10 12 v i-o = 500 vdc 5 input-output capacitance c i-o 0.6 f = 1 mhz, v i-o = 0 vdc 5 * the input-output momentary withstand voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. for the continuous voltage rating refer to the iec/en/din en 60747-5-2 insulation characteristics table (if applicable). ** f or all acpl-p480 devices except option 020 *** for acpl-w480 and option 020 of acpl-p480) notes: 1. the t plh propagation delay is measured from the 50% point on the leading edge of the input pulse to the 1.3 v point on the leading edge of the output pulse. the t phl propagation delay is measured from the 50% point on the trailing edge of the input pulse to the 1.3 v point on the trailing edge of the output pulse. 2. pulse width distortion (pwd) is defned as |t phl - t plh | for any given device. 3. the diference between t plh and t phl between any two devices under the same test condition. 4. cm h is the maximum slew rate of the common mode voltage that can be sustained with the output voltage in the logic high state, v o > 2.0 v. cm l is the maximum slew rate of the common mode voltage that can be sustained with the output voltage in the logic low state, v o < 0.8 v. 5. device considered a two-terminal device: pins 1, 2 and 3 shorted together and pins 4, 5 and 6 shorted together. 6. in accordance with ul 1577, each optocoupler is proof tested by applying an insulation test voltage 4500 v rms for one second (leakage detection current limit, i i-o 5 a). ; each optocoupler with option 020 is proof tested by applying an insulation test voltage 6000 v rms for 1 second (leakage detection current limit, i i-o 5 a). this test is performed before the 100% production test for partial discharge (method b) shown in the iec/en/din en 60747-5-2 insulation characteristics table, if applicable. 7. use of a 0.1 f bypass capacitor connected between pins 4 and 6 is recommended.
8 figure 5. circuit for t plh , t phl , t r , t f figure 4. typical input diode forward characteristic figure 3. typical output voltage vs. forward input current figure 2. typical logic high output current vs. temperature figure 1. typical logic low output voltage vs. temperature 0.1 0.11 0.12 0.13 0.14 0.15 -50 0 50 100 150 v ol - low level output voltage - v t a - temperature - c v cc = 4.5/20v v f = 0v i o = 6.4ma v cc = 4.5v v cc = 20v -25 -20 -15 -10 -5 0 -50 0 50 100 150 t a - temperature - c i oh - high level output current - ma v cc = 4.5v i f = 6ma v o = 2.4v v o = 2.7v 0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 0 1 2 3 4 5 i f - input current - ma vo - output voltage - v i o = -2.6ma t a = 25c v cc = 4.5v i o = 6.4ma i f - forward current - ma 1.1 0.001 v f - forward voltage - v 1.0 1000 1.3 0.01 1.5 1.2 1.4 0.1 t a = 25 c 10 100 i f + - v f 5 k w * r 1 d output v monitoring node pulse gen. t r = t f = 5 ns f = 100 khz 10% duty cycle v o = 5 v z o = 50 6 1 5 2 4 3 shield c 1 = 120 pf v cc input monitoring node 5 v d 2 d 3 d 4 c 2 = 15 pf 619 w * 0.1 f bypass - see note 7 k * d 1 o i f (on) 50 % i f (on) 0 ma t plh t phl v oh 1.3 v v ol input i f output v o the probe and jig capacitances are included in c 1 and c 2 . all diodes are 1n916 or 1n3064. 10 ma 6 ma i 330 w 580 w r f(on) 1
9 figure 8. typical propagation delay vs. supply voltage figure 7. typical logic high output voltage vs. supply voltage figure 6. typical propagation delays vs. temperature. 50 70 90 110 130 150 170 190 210 230 -60 -40 -20 0 20 40 60 80 100 120 t a - temperature - c tp - propagation delay - ns t plh v cc = 20v i f = 10ma t phl 0 5 10 15 20 25 0 5 10 15 20 25 v cc - supply voltage - v vo - output voltage - v t a = 25 o c i o = -2.6ma 0 20 40 60 80 100 120 140 160 180 200 0 5 10 15 20 25 v cc - supply voltage - v t p - propagtion delay - ns t phl i f (ma) 10 6 t plh i f (ma) 6 10 t a = 25 o c figure 10. vol vs iol across temperatures figure 9. voh vs ioh across temperatures 2.0 2.5 3.0 3.5 4.0 4.5 -6 -5 -4 -3 -2 -1 0 ioh - high output current - ma voh - high output voltage -v vcc=4.5v if=6ma 0 0.02 0.04 0.06 0.08 0.10 0.12 0.14 0.16 0.5 1.5 2.5 3.5 4.5 5.5 6.5 iol - low output current - ma vol - low output voltage - v 100 c 25 c -40 c 100 c 25 c -40 c
figure 11. test circuit for common mode transient immunity and typical waveforms v cm (peak) output v o 0 v v oh |v cm | v ol v o (max.) v o (min.) switch at a: i f = 6 ma switch at b: v f = 0 v b - a + - r i n v c c o u t p u t v o m o n i t o r i n g n o d e 0 . 1 f v c m v f f 6 1 5 2 4 3 s h i e l d + for product information and a complete list of distributors, please go to our web site: www.avagotech.com avago, avago technologies, and the a logo are trademarks of avago technologies limited in the united states and other countries. data subject to change. copyright ? 2005-2012 avago technologies limited. all rights reserved. obsoletes av01-0646en av02-1305en - december 21, 2012


▲Up To Search▲   

 
Price & Availability of ACPL-P480-500E

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X